Verilog

```
module some_logic_component (c, a, b);
    // declare port signals
output c;
input a, b;
    // declare internal wire
wire d;
    //instantiate structural logic gates
and al(d, a, b); //d is output, a and b are inputs
not nl(c, d);    //c is output, d is input
endmodule
```